



Power Delivery Network Analysis

Erik Nijeboer / Bram Bruekers

Oktober 2017



Agenda




- Why Power Delivery Network Analysis?
- Analysis types,
 - DC simulation
 - Thermal aware simulation
 - AC simulation
- PDN analysis at Prodrive Technologies
- Tools and integration



Why Is Power Distribution Analysis ?

- DC voltage is the most **fundamental** criterion for the operation of the circuitry in the system
 - The voltage supply is allowed to deviate by an amount specified by the vendor
 - This deviation (or fluctuation) of the supply is composed of **DC loss** and **AC noise**
 - The total voltage tolerance is commonly 5% (or less) of the nominal operating voltage
 - If the tolerance is constant, then a reduction in DC loss yields a larger AC noise budget




3 © 2017 Cadence Design Systems, Inc.

cadence®

Why Power Analysis Is Important?

- Numerous factors have combined to exacerbate the problem
 - Core voltage levels continue to drop: 1.2V and less are now common. Total margin drops from 250mv to 60mv
 - As voltage is reduced, current requirements typically increase:
 $IR \text{ drop} = I * R$
 - Miniaturization of electronics results in fewer layers and higher densities thus reducing the available area for power net




4 © 2017 Cadence Design Systems, Inc.

cadence®

DC analysis

11 OKT ← BELGIË
12 OKT ← NEDERLAND
D&E event 2017

- With IR drop analysis you see
 - Voltage levels across the board




5 © 2017 Cadence Design Systems, Inc.

cadence®

DC analysis

11 OKT ← BELGIË
12 OKT ← NEDERLAND
D&E event 2017

- With IR drop analysis you see
 - Voltage levels across the board
 - Current density




6 © 2017 Cadence Design Systems, Inc.

cadence®

DC analysis



- With IR drop analysis you see
 - Voltage levels across the board
 - Current density
 - Via current and hotspot




7 © 2017 Cadence Design Systems, Inc.

cadence®

DC analysis



- With IR drop analysis you see
 - Voltage levels across the board
 - Current density
 - Via current and hotspot
 - Power loss



8 © 2017 Cadence Design Systems, Inc.

cadence®

What about Thermal effects ?

- Heating due to current changes resistance of copper
- Without Thermal effect IR drop estimates will be inaccurate.
- High temperature due to localized current density can cause smoke or fire hazard
- Cadence DC analysis includes effects of
 - Component heating (power dissipation), including heatsinks
 - Joule heating (PCB copper)

	Pure Heat Transfer Simulation (component heating only)	Electrical / Thermal Co-Simulation (component & Joule heating)	Effect of Joule Heating
Max Component Temperature	79 °C	85 °C	+6 °C
Max Board Temperature	72 °C	82 °C	+10 °C

9 © 2017 Cadence Design Systems, Inc.

Why AC power analysis?

- Switching circuit requires current to charge the load. VRM needs to supply this power
- VRM is unable to respond if output impedance exceeds target impedance.
 - Introduces switching noise: $Z_t = \frac{V_{dd} * \text{ripple}}{50\% * I_{max}}$
- Impedance should be smaller than Z_t at broad frequency range to lower switching noise.
- AC analysis calculates PDN impedance


10 © 2017 Cadence Design Systems, Inc.

cadence®

How to lower impedance?



- Add decoupling capacitors, bulk/ceramic capacitors




11 © 2017 Cadence Design Systems, Inc.

cadence®

How to lower impedance?



- Add decoupling capacitors, bulk/ceramic capacitors
 - AC analysis will locate impedance hotspots and helps to get correct capacitor locations




12 © 2017 Cadence Design Systems, Inc.

cadence®

How to lower impedance?

- Add decoupling capacitors, bulk/ceramic capacitors
- Loop inductance' reduction, effect at higher frequencies
 - Different decoupling capacitors
 - Thinner dielectric
 - Location of capacitors
 - Change fanout



13 © 2017 Cadence Design Systems, Inc.

Design Decisions depending on PDN Analysis

- To determine proper metal thickness for power/gnd planes
- To find out
 - If and where to add additional via or power/gnd shape to ease the overheat
 - Whether to add additional plane layers needed in the board stackup
 - Power dissipation and temperature profiles in PKG/PCB
 - If and where to add sense line compensation for VRM
- Decoupling capacitors
 - Quantity, type and location

14 © 2017 Cadence Design Systems, Inc.

cadence®

Prodrive Technologies

Bram Bruekers

Since 2003 working at Prodrive Technologies
Analogue / Mixed signal hardware design

PCB design

- 15+ years experience
- High current & voltage
- Low noise

PCB tooling support & maintenance



15 © 2017 Cadence Design Systems, Inc.

cadence®

Prodrive Technologies

- One of the fastest growing privately owned technology companies in Europe
- HQ located in Son, Netherlands
- International located: Germany, USA, Israel, China
- Design of electronics, software and mechanics
- Manufacturing
- Core competences
 - High end computing
 - Power conversion
 - Motion & mechatronics
 - Industrial automation
 - Vision & sensing
 - IoT
- Industries of main interest:
 - Industrial
 - Automotive
 - Infra & energy
 - Medical




16 © 2017 Cadence Design Systems, Inc.

cadence®

MRI Gradient Amplifier


- 3-axes gradient amplifier cabinet
- 2100V / $\pm 1200A$ Patented end stage
- Maximum 45kW continuous output power for three axes
- Integrated high precision current sensors
- High reliability of >30,000 hours
- Lifetime: >10 years
- Multiple FRUs (Field Replaceable Units)



17 © 2017 Cadence Design Systems, Inc.

Mains Input Board

- Inrush current limiter
- Power distribution
- Integrated current measurements
- Designed for 3x 130A continuous



18 © 2017 Cadence Design Systems, Inc.

cadence®

Design Choices



- What type of interconnection to use?

	Pro	Con
Cable	Easy / flexible routing	Assembly issues, many connections Where to place electronic circuits?
Bus-bar	current carrying capability	Difficult to 'route' through complex product Where to place electronic circuits?
PCB	Electronic circuits possible Ease of assembly	Complex design Heating

19 © 2017 Cadence Design Systems, Inc.

cadence®

Design Choices



PCB

- Design complexity
 - How many layers ?
 - Copper weight ?
 - Total Thickness -> Limited by components !
- Thick copper
 - Lower temperature ?
Not necessarily !
 - Higher costs + leadtime PCB FAB house
 - PCB Assembly issues

So, thicker is not always better

20 © 2017 Cadence Design Systems, Inc.

cadence®

Simulation to make design choices



- PCB heating most critical factor for this circuit
 - Absolute voltage drop not interesting
- Initial stackup : 6 layers 4oz (~140 μ m) copper
 - Creating hotspots due to stackup, routing and plane cuts.
 - Long leadtime for raw material
 - UL certification for 140 μ m+ copper in several PCB FABs not available
- Final stackup : 12x 2oz (~70 μ m) copper
 - Hotspots are more spread because of overlapping planes
 - ‘Standard’ available materials = short lead time !

21 © 2017 Cadence Design Systems, Inc.

cadence®

Comparison 2 PCB stack-ups




	Initial	Final design
# Layers	6	12
Copper weight	4oz	2oz
Material availability	-	+++
PCB costs	€€€€€	€€€
# PCB Fabs	-	+++

22 © 2017 Cadence Design Systems, Inc.

cadence®

Simulated vs. Measured

11 OKT ← BELGIË
12 OKT ← NEDERLAND
D&E event 2017



ΔT simulated $\sim 19^{\circ}\text{C}$

ΔT measured $\sim 16^{\circ}\text{C}$

Total current of 390A
No airflow

23 © 2017 Cadence Design Systems, Inc.

cadence®

Other practical applications

11 OKT ← BELGIË
12 OKT ← NEDERLAND
D&E event 2017

- Feasibility check
- Debugging

24 © 2017 Cadence Design Systems, Inc.

cadence®

Feasibility

- Question from a customer:
 - “Can the routing cope with a current of 7A?”
- Microcontroller board
 - Dense design, not much place for wide traces
- Used PowerDC to simulate the current through the specific part of the PCB
 - Result: Yes, routing can handle the specified current.
Hotspot is caused by the connector.



Current density

Top

Bottom


ΔT simulated $\sim 14^{\circ}\text{C}$

25 © 2017 Cadence Design Systems, Inc.

cadence®

Debugging

- Issue with core supply of microcontroller
 - Stability issues during qualification
- IR drop simulation to simulate the voltage drop from the supply to the microcontroller



- Last minute PCB change, extra VIAs were added
- ΔV is about 65mV \rightarrow only $\sim 5\text{mV}$ supply voltage margin!

26 © 2017 Cadence Design Systems, Inc.

cadence®

Why we use PowerDC



- Initially usage:
 - High-current designs
 - IPC2221B / IPC2152 not possible to use on complex boards
 - Temperature rise of a PCB
- Now also for power distribution and voltage drop simulations


27 © 2017 Cadence Design Systems, Inc.

cadence®

Integration with PCB tools



- Direct integration with OrCAD/Cadence PCB Editor
 - Use PI constraints during layout
 - DRC markers
- Capable to analyze designs from:
 - Altium
 - Mentor Graphics
 - ODB++
 - Zuken



29 © 2017 Cadence Design Systems, Inc.

cadence®

Automatic Report generation



PowerDC Simulation Report

1 General Information

- 1.1 Spd File Name and Location
- 1.2 Board Stackup
- 1.3 Layout Top and Bottom Layer Views

2 Simulation Setup

- 2.1 Electrical Setup

3 Results

- 3.1 Electrical Result Table
- 3.2 DC Analysis Block Diagram Result

4 Distribution Plots

- 4.1 Voltage Distribution Plot
- 4.2 Plane Current Density Plot
- 4.3 Via Current Plot
- 4.4 Pin Voltage/Ildrop Plot

1 General Information

1.1 Spd File Name and Location

PowerDC Version: 13.0.2.0002

File Names and Locations:

- Workspace File: D:\presentations\NonCAD\300_Standards\sim_workspace\tbl_0
- Layout File: D:\presentations\NonCAD\300_Standards\sim_workspace\tbl_0.tst

[Return to Top](#)


1.2 Board Stackup

Layer	Material	Thickness	Dielectric Constant	Loss Tangent	Reference	Notes
1	Copper	0.035	1.0	0.000	IPC-2142	
2	FR4	0.127	4.0	0.020	IPC-2142	
3	Copper	0.035	1.0	0.000	IPC-2142	
4	FR4	0.127	4.0	0.020	IPC-2142	
5	Copper	0.035	1.0	0.000	IPC-2142	
6	FR4	0.127	4.0	0.020	IPC-2142	
7	Copper	0.035	1.0	0.000	IPC-2142	
8	FR4	0.127	4.0	0.020	IPC-2142	
9	Copper	0.035	1.0	0.000	IPC-2142	
10	FR4	0.127	4.0	0.020	IPC-2142	
11	Copper	0.035	1.0	0.000	IPC-2142	
12	FR4	0.127	4.0	0.020	IPC-2142	
13	Copper	0.035	1.0	0.000	IPC-2142	
14	FR4	0.127	4.0	0.020	IPC-2142	
15	Copper	0.035	1.0	0.000	IPC-2142	
16	FR4	0.127	4.0	0.020	IPC-2142	
17	Copper	0.035	1.0	0.000	IPC-2142	
18	FR4	0.127	4.0	0.020	IPC-2142	
19	Copper	0.035	1.0	0.000	IPC-2142	
20	FR4	0.127	4.0	0.020	IPC-2142	
21	Copper	0.035	1.0	0.000	IPC-2142	
22	FR4	0.127	4.0	0.020	IPC-2142	
23	Copper	0.035	1.0	0.000	IPC-2142	
24	FR4	0.127	4.0	0.020	IPC-2142	
25	Copper	0.035	1.0	0.000	IPC-2142	
26	FR4	0.127	4.0	0.020	IPC-2142	
27	Copper	0.035	1.0	0.000	IPC-2142	
28	FR4	0.127	4.0	0.020	IPC-2142	
29	Copper	0.035	1.0	0.000	IPC-2142	
30	FR4	0.127	4.0	0.020	IPC-2142	
31	Copper	0.035	1.0	0.000	IPC-2142	
32	FR4	0.127	4.0	0.020	IPC-2142	
33	Copper	0.035	1.0	0.000	IPC-2142	
34	FR4	0.127	4.0	0.020	IPC-2142	
35	Copper	0.035	1.0	0.000	IPC-2142	
36	FR4	0.127	4.0	0.020	IPC-2142	
37	Copper	0.035	1.0	0.000	IPC-2142	
38	FR4	0.127	4.0	0.020	IPC-2142	
39	Copper	0.035	1.0	0.000	IPC-2142	
40	FR4	0.127	4.0	0.020	IPC-2142	
41	Copper	0.035	1.0	0.000	IPC-2142	
42	FR4	0.127	4.0	0.020	IPC-2142	
43	Copper	0.035	1.0	0.000	IPC-2142	
44	FR4	0.127	4.0	0.020	IPC-2142	
45	Copper	0.035	1.0	0.000	IPC-2142	
46	FR4	0.127	4.0	0.020	IPC-2142	
47	Copper	0.035	1.0	0.000	IPC-2142	
48	FR4	0.127	4.0	0.020	IPC-2142	
49	Copper	0.035	1.0	0.000	IPC-2142	
50	FR4	0.127	4.0	0.020	IPC-2142	

[Return to Top](#)

1.3 Layout Top and Bottom Layer Views

1.3.1 Layout Top Layer View with Enabled Nets only



1.3.2 DC Analysis Block Diagram Result



For more information:

www.cb-distribution.nl

Tel: +31 74 256 1424

Email: info@cb-distribution.nl